

Call for Papers

Deadline has been extended to Sunday, December 7, 2025, 23:59 (GMT+8)

Details: <https://expo.itri.org.tw/2026VLSITSA>

HIGHLIGHTS

The 2026 International VLSI Symposium on Technology, Systems and Applications will be held on April 13-17, 2026 at the Ambassador Hotel, Hsinchu, Taiwan.

The 5-day main program will feature:

- 3 Plenary Sessions
- 7 Special Sessions
- 2 Joint Special Sessions
- 3 Tutorials
- 2 Industrial Sessions
- Outstanding Paper Presentations

GENERAL INSTRUCTIONS

- Prospective authors are invited to submit papers through the symposium website.
- Accepted papers **MUST** be presented **in person** by one of the authors at the symposium, and the presentation must be conducted in English. All accepted manuscripts in the proceeding will be published in IEEE Xplore.
- One Regular Registration - Covering The Expenses for Paper Presentation & Publication:
One author registration will cover the publication expenses of up to two accepted papers. In the case no registration has been received and correctly processed to cover the paper publication, the symposium organizers will contact the authors before the paper is removed from the proceedings.
- No-show papers will not be included in the symposium proceedings and will not be submitted to the IEEE Xplore database.

TSA SCOPE: Submission to TSA <https://expo.itri.org.tw/2026TSA/Submission>

■ ADVANCED LOGIC TECHNOLOGY

- Front-end Silicon CMOS and Foundry Platform Technology
- Advanced Process Modules and Nano-patterning, including EUV
- Advanced BEOL/Packaging and 2.5D/3D Heterogeneous Integration
- Advanced Manufacturing Technology, Metrology and Yield

■ NEUROMORPHIC and NOVEL COMPUTING

- Neuromorphic Devices and Technologies for AI Hardware such as in-memory Computing

■ POWER, MILLIMETER WAVE AND ANALOG TECHNOLOGY

- Power and Analog/RF IC Device and Technology

■ RELIABILITY OF SYSTEMS and DEVICES

- Reliability Physics, Characterization and Test

■ EMERGING DEVICE and COMPUTE TECHNOLOGY

- Quantum Phenomena and Information Technologies
- Beyond Silicon CMOS Technologies such as Low Dimensional Material

■ MODELING AND SIMULATION

- Modeling and Simulation, including DTCO

■ OPTOELECTRONICS, DISPLAYS, and IMAGING SYSTEMS

- Silicon Photonics and Integrated Optoelectronic Devices

■ MEMORY TECHNOLOGY

- Advanced Memory: DRAM, FLASH, Emerging Memories such as Resistive, Spintronic and Ferroelectric Devices

■ SENSORS, MEMS, and BIOELECTRONICS

- MEMS, Imagers and Sensors
- Flexible and Organic Electronics

DAT SCOPE: Submission to DAT <https://expo.itri.org.tw/2026DAT/Submission>

■ Analog, Mixed-Signal, and RF Design

- Analog and Mixed-Signal Circuits
- Data Converters
- Power Management Circuits
- Wireless Transmitter and Receiver Circuits
- Wire Line System and IO Design
- Sensor and Interface Circuits

■ Digital, Memory, and AI Chip Design

- Asynchronous and Neuromorphic Computing Circuits
- Communication Baseband Designs
- Computing-in-Memory
- Digital AI Chips
- Digital Circuits and ASICs
- Hardware Security and Trust Circuits for IoT and AI
- Low Voltage & Ultra Low-Power Circuits and Systems
- Memory Circuits and Systems

■ Software and Hardware Designs for AI Systems

- AI for Systems and Systems for AI
- CPU, DSP, and Multicore Architectures
- Domain-Specific Architectures and Accelerators
- Embedded System and Software
- Hardware-efficient AI Methods
- Multimedia Processing Designs
- SoC (System on Chip) and NoC (Network on Chip)
- Software/Hardware Co-Design and System Compiler
- SiP (System-in-Package) and Heterogeneous Integration

■ Design Automation and Test Methodology

- AI for Design Automation & Test
- Behavioral, Logic, and Physical Synthesis
- Design Automation & Test for Analog/Mixed-Signal/RF, 2D/3D IC, Memory, Biochip, AI Chips, and Emerging Systems
- Design for Manufacturability, Testability, and BIST
- Design Verification, Modeling, and Simulation
- Power/Thermal/Timing Optimization and On-Chip Monitoring
- Silicon Debug, Diagnosis, ECO, and Yield/Reliability Enhancement
- Test Generation, Compression, and Test Standards

■ Emerging Technology

- Circuit & IP Design Based on New Transistor Technology, e.g., Fork-Fin FET, Sheet FET, GAA FET, and C-FET
- Cryogenic Circuits and Systems
- Flexible and Printable Electronics
- Medical/Bio-electronics/Bio-inspired Chip Designs
- Quantum Computing
- Silicon Photonics

Symposium General Chair

Shih-Chieh Chang
Industrial Technology Research Institute

TSA Symposium Chair

Peide Ye
Purdue University

TSA Program Chairs

Shimeng Yu
Georgia Institute of Technology

Wei-Chung Lo
Industrial Technology Research Institute

DAT Symposium Chairs

Shigeki Tomishima
Tohoku University

Chih-Wei Liu
National Yang Ming Chiao Tung University

DAT Program Chairs

Kenichi Okada
Tokyo Institute of Technology

Tai-Cheng Lee
National Taiwan University

Juin-Ming Lu
Industrial Technology Research Institute

2026 VLSI TSA Secretariat

TSA Secretary:
Emily Liao
Email: tsa@itri.org.tw

DAT Secretary:
Doris Chiang
Email: dat@itri.org.tw

TSA Call for Papers

The 2026 International VLSI Symposium on Technology Systems and Applications (VLSI TSA) will be held on April 13-17, 2026 at the Ambassador Hotel Hsinchu, Taiwan. Original and unpublished papers on all aspects of advanced VLSI technology and applications are solicited.

SCOPE

■ ADVANCED LOGIC TECHNOLOGY

- Front-end Silicon CMOS and Foundry Platform Technology
- Advanced Process Modules and Nano-patterning, including EUV
- Advanced BEOL/Packaging and 2.5D/3D Heterogeneous Integration
- Advanced Manufacturing Technology, Metrology and Yield

■ NEUROMORPHIC and NOVEL COMPUTING

- Neuromorphic Devices and Technologies for AI Hardware such as in-memory Computing

■ POWER, MILLIMETER WAVE AND ANALOG TECHNOLOGY

- Power and Analog/RF IC Device and Technology

■ RELIABILITY OF SYSTEMS and DEVICES

- Reliability Physics, Characterization and Test

■ EMERGING DEVICE and COMPUTE TECHNOLOGY

- Quantum Phenomena and Information Technologies
- Beyond Silicon CMOS Technologies such as Low Dimensional Material

■ MODELING AND SIMULATION

- Modeling and Simulation, including DTCO

■ OPTOELECTRONICS, DISPLAYS, and IMAGING SYSTEMS

- Silicon Photonics and Integrated Optoelectronic Devices

■ MEMORY TECHNOLOGY

- Advanced Memory: DRAM, FLASH, Emerging Memories such as Resistive, Spintronic and Ferroelectric Devices

■ SENSORS, MEMS, and BIOELECTRONICS

- MEMS, Imagers and Sensors
- Flexible and Organic Electronics

PAPER SUBMISSION GUIDELINES

- 1.Camera-ready manuscript (2 pages including figures and tables) should be submitted electronically in PDF format through the symposium website at <https://expo.itri.org.tw/2026TSA/Submission>.
- 2.Accepted papers **MUST** be presented by one of the authors **in person** at the symposium to guarantee publication in the symposium proceedings. Presentations will be in English and will be limited to 15 minutes, with an additional 5 minutes for discussion.
- 3.Any changes on the title or author list or withdrawal after acceptance must be approved by Mentors or TSA Program Chairs.
- 4.All papers presented at the symposium will be published in the proceedings as submitted without revisions. Authors of accepted papers must transfer copyright to IEEE by utilizing the electronic IEEE Copyright Form (eCF) for inclusion in the IEEE Xplore database.
- 5.One Regular Registration- Covering The Expenses for Paper Presentation & Publication:
One author registration will cover the publication expenses of up to two accepted papers. In the case no registration has been received and correctly processed to cover the paper publication, the Symposium organizers will contact the authors before the paper is removed from the proceedings.
- 6.No-show papers will not be included in the symposium proceedings, nor will they be submitted to the IEEE Xplore database.
- 7.The selected presentations at VLSI TSA 2026 will be invited for a full-length paper extension to be published in IEEE Journal of the Electron Devices Society following an additional review process.

STUDENT SUBSIDY

Student Travel Financial support for attending 2026 VLSI TSA is available for full-time student presenters living outside of Taiwan.

BEST STUDENT PAPER AWARD

The selection will be based on the paper quality evaluated by technical committee members, as well as the presentation of the paper at the symposium. The paper should be presented by the key author who is a full-time student at the time of paper presentation. The Best Student Paper Award will be presented to the winning student at the next year's symposium.

LATE NEWS PAPERS (Submission Start Date: January 22, 2026)

A very limited number of quality Late News Papers will be accepted. Note that Late News Papers are not eligible for the best student paper award.

IMPORTANT DATES (Note: All are based on Taiwan time, which is eight hours ahead of Greenwich Mean Time (GMT+8).)

Regular Paper Submission Deadline Extension	November 16, 2025 December 7, 2025
Late News Papers Submission Deadline	February 7, 2026
Notification of Acceptance (Regular Papers)	January 20, 2026
Notification of Acceptance (Late News Papers)	February 17, 2026
Final Paper Submission Deadline	February 28, 2026
Author Registration Deadline	February 28, 2026

TSA Program Chairs:

Shimeng Yu, Georgia Institute of Technology

Wei-Chung Lo, Industrial Technology Research Institute

DAT Call for Papers

The 2026 International VLSI Symposium on Technology, Systems and Applications will be held on April 13-17, 2026, at the Ambassador Hotel, Hsinchu, Taiwan. Original and unpublished papers on all aspects are solicited, including but not limited to the following scope.

SCOPE

■ Analog, Mixed-Signal, and RF Design

- Analog and Mixed-Signal Circuits
- Data Converters
- Power Management Circuits
- Wireless Transmitter and Receiver Circuits
- Wire Line System and IO Design
- Sensor and Interface Circuits

■ Digital, Memory, and AI Chip Design

- Asynchronous and Neuromorphic Computing Circuits
- Communication Baseband Designs
- Computing-in-Memory
- Digital AI Chips
- Digital Circuits and ASICs
- Hardware Security and Trust Circuits for IoT and AI
- Low Voltage & Ultra Low-Power Circuits and Systems
- Memory Circuits and Systems

■ Software and Hardware Designs for AI Systems

- AI for Systems and Systems for AI
- CPU, DSP, and Multicore Architectures
- Domain-Specific Architectures and Accelerators
- Embedded System and Software
- Hardware-efficient AI Methods
- Multimedia Processing Designs
- SoC (System on Chip) and NoC (Network on Chip)
- Software/Hardware Co-Design and System Compiler
- SiP (System-in-Package) and Heterogeneous Integration

■ Design Automation and Test Methodology

- AI for Design Automation & Test
- Behavioral, Logic, and Physical Synthesis
- Design Automation & Test for Analog/Mixed-Signal/RF, 2D/3D IC, Memory, Biochip, AI Chips, and Emerging Systems
- Design for Manufacturability, Testability, and BIST
- Design Verification, Modeling, and Simulation
- Power/Thermal/Timing Optimization and On-Chip Monitoring
- Silicon Debug, Diagnosis, ECO, and Yield/Reliability Enhancement
- Test Generation, Compression, and Test Standards

■ Emerging Technology

- Circuit & IP Design Based on New Transistor Technology, e.g., Fork-Fin FET, Sheet FET, GAA FET, and C-FET
- Cryogenic Circuits and Systems
- Flexible and Printable Electronics
- Medical/Bio-electronics/Bio-inspired Chip Designs
- Quantum Computing
- Silicon Photonics

GENERAL INSTRUCTIONS

Prospective authors must electronically submit the self-contained paper with figures and tables via the conference submission page (<https://expo.itri.org.tw/2026DAT/Submission>) before December 7, 2025 (23:59 GMT+8).

- The submitted manuscript must be either 2 or 4 pages in length, including references, double-columned, IEEE-style compatible, in PDF format only. Any submissions not adhering to the rules will be rejected immediately without review.
- Before submitting your abstract/paper, please review the information on IEEE Intellectual Property Rights at <https://www.ieee.org/publications/rights/index.html>
- The review process will be **double-blind**.
 - Please do NOT reveal any authors' information (names, affiliations, email, grant information, personal acknowledgment, etc.) anywhere in the initial manuscript. You must also ensure that the metadata in the PDF does not include such information.
 - All references, including authors' previous work, should be referred as 3rd-persons' works. E.g., you should use "This paper presents a new method to improve XXX's approach [1]." instead of "This paper presents a new method to improve our previous approach [1]." Do NOT omit or anonymize references for blind review.
 - The initial manuscript violating the double-blind review policy will be rejected.
- Accepted papers **MUST** be presented **in person** by one of the authors at the symposium, and the presentation must be conducted in English. All accepted manuscripts in the proceeding will be published in IEEE Xplore.
- Any changes on the title or author list or withdrawal after acceptance must be approved by DAT Program Chairs.
- One Regular Registration- Covering The Expenses for Paper Presentation & Publication:
One author registration will cover the publication expenses of up to two accepted papers. In the case no registration has been received and correctly processed to cover the paper publication, the symposium organizers will contact the authors before the paper is removed from the proceedings.
- No-show papers will not be included in the symposium proceedings and will not be submitted to the IEEE Xplore database.
- Please refer to the detailed information on the conference website for authors: <https://expo.itri.org.tw/2026VLSITSA>

STUDENT SUBSIDY

- Student Travel Financial support for attending 2026 VLSI TSA is available for full-time student presenters living outside of Taiwan.

BEST PAPER AWARD

Three best papers will be selected this year through a rigorous evaluation process conducted by the DAT technical program committee and session chairs.

IMPORTANT DATES (Note: all are based on Taiwan time (GMT+8).)

Regular Paper Submission Deadline Extension	November 16, 2025 December 7, 2025
Notification of Acceptance	January 20, 2026
Final Paper Submission Deadline	February 28, 2026
Author Registration Deadline	February 28, 2026

DAT Program Chairs:

Kenichi Okada, Tokyo Institute of Technology

Tai-Cheng Lee, National Taiwan University

Juin-Ming Lu, Industrial Technology Research Institute

與世界半導體領袖共聚新竹、展現技術力及國際連結的最佳舞台

聚焦全球半導體最夯議題，從元件、電路、系統、AI及封裝全面串連，打造國際頂尖技術交流平台



Youn-Long Lin

董事長
創鑫智慧股份有限公司



Minoru Fujishima

Professor
Hiroshima University



Bendik Kleveland

Fellow
Cerebras Systems Inc.



Ingrid Verbauwhede

Professor
KU Leuven



Shu-Jen Han

CTO
SEEQC, Inc.



Alessandro Calderoni

Director
Micron Technology, Inc.



Shih-Ann Chen

名譽院長
臺中榮民總醫院

產業主題 | 前瞻趨勢全線升級


- AI與EDA及系統設計最新趨勢
- 6G / THz 與高頻通訊架構掌握
- 3D / 異質整合的先進封裝全面解析
- 創新NVM與奈米級記憶體，突破材料極限
- 實現量子IC 與超導晶片新突破
- 融合半導體 與醫療，驅動智慧醫療

技術論壇 | 聚焦四大關鍵

- AI 晶片與電路設計，打造完整 AI 硬體版圖
- 先進製程與新材料，突破節點，驅動創新
- 高頻與系統整合跨域合作，開創新世代
- 可靠度與製程良率，迎戰FinFET與GAA

專業課程 | 完整技術學習線

- 矽光子、AI時代的電路設計、數位雙生等課程
- 從矽光子、AI硬體到半導體製造，打造跨域全方位教學



與全球半導體領袖並肩，成為我們2026的贊助合作夥伴

您將享有專屬品牌曝光及以下權益：

權益方案	贊助金額（新台幣）未稅		
	5萬元	10萬元	15萬元
大會形象牆展示贊助廠商企業標誌	●	●	●
大會網站超連結至贊助廠商網站	●	●	●
大會議程手冊印製贊助廠商企業標誌	●	●	●
會場放置贊助廠商簡介、人才招聘	●	●	●
廠商簡介影片於會場播放，並上架至電光所 Youtube 專屬頻道（播放至2026.9.30）	●	●	●
會後花絮影片置入企業標誌	●	●	●
大會議程手冊刊登彩色半頁贊助廠商資訊		●	
大會議程手冊刊登彩色一頁贊助廠商資訊			●
免費名額	2名/原價50,400	6名/原價176,400	10名/原價252,000

贊助同意書

贊助金額：新台幣 _____ 萬元整 (未稅)

企業資訊

公司	中文		
	統編		
	英文		
贊助相關業務 - 聯絡人			
姓名		電話	
Email			
聯絡地址			
研討會報名 - 聯絡人			
姓名		電話	
Email			

敬請回覆贊助函，大會將於 2026 年一月檢附發票，洽請 貴公司於 2/10 (三) 前撥款支持!

研討會贊助款撥款方式：電匯 / 即期支票

抬頭：工業技術研究院 (統編：02750963)

戶名：財團法人工業技術研究院；土地銀行工研院分行 帳號：156-005-000025

郵寄地址：31057 新竹縣竹東鎮中興路四段 195 號 11 館 261 室

贊助聯絡窗口：邱秀雲 03-591-4778 harrietchiu@itri.org.tw